Test and Verification of Dependable Systems
View below the block diagram of the prototype chip design which supports the debugging concept for distributed systems developed into a patent within the scope of the Competence Team for Test and Verification of Dependable Systems.
