Matthias Wenzl

Curriculum Vitae



Education

2018- ongoing, Vienna University of Technology.

today Doctorate Computer Science

2010–2012 Mag.rer.soc.oec., Vienna University of Technology.

Master Computer Science Management

2008–2011 **Dipl. Ing.**, Vienna University of Technology.

Master Computer Engineering

2004–2008 Bsc., Vienna University of Technology.

Bachelor Computer Engineering

1994–2003 Matura, Grammar School Friesgasse, 1150 Vienna.

Experience

09/2019- Senior Researcher, FH Technikum Wien, Vienna.

today Context: Embedded Systems Security

- Requirements definition, design & Implementation of a bare bare metal and RTOS aware run-time based dataflow analysis framework for ARM based SoCs and MCUs in the context of project ISaFe.
- o Assets
 - ARM MCUs, Bare Metal, RTOS (Free RTOS, TI-RTOS), Linux, QEMU
 - Python, C++, C, Assembler(ARM)
 - Make, CMake, Git

07/2019- **Technical Project manager**, FH Technikum Wien, Vienna.

today Context: Embedded Systems Security

- Guidance of one junior researcher in the context of project AutoHoneyl(I)oT.
- o Performed architecture and code reviews
- Financial and technical reporting

- 09/2014- **Technical Project Manager**, FH Technikum Wien, Vienna.
- 08/2019 Context: Embedded real-time applications
 - Guidance of one junior researcher in the context of project DIScoVER
 - o Performed architecture and code reviews
 - o Financial and technical reporting
 - Requirements definition, design & Implementation of the following embedded real-time applications in the context of project DIScoVER.
 - MCU based civil flight radar receiver (ADS-B)
 - SDR based civil flight radar transmitter (ADS-B)
 - MCU based civil flight radar transmitter (ADS-B)
 - MCU based finger print verification unit
 - o Assets:
 - ARM MCUs, Bare Metal, RTOS (TI-RTOS), Linux, Embedded Linux (Yocto), SDR, GnuRadio
 - Python, C++, C, Matlab, UML, SysML
 - Make, CMake, Git
- 05/2013- Senior Researcher, FH Technikum Wien, Vienna.
- 08/2014 Context: Hardware Runtiume Verification in saftey relevant environments
 - o Requirements definition, design & Implementation of an assertion synthesis test bed.
 - FPGA based multi-core design (SPARCv8)
 - Firmware development including bootloader for SPARCv8
 - Requirements definition, design & Implementation of a prototypic PSL to VHDL assertion synthesis compiler.
 - o Assets:
 - FPGA (Altera), Bare Metal,
 - C, Assembler (SPARCv8), VHDL, PSL, UML, SysML
 - Make, SVN
- 06/2011- Technical Project Manager, FH Technikum Wien, Vienna.
- 08/2013 Context: System level simulation for heterogeneous embedded multi-core platforms
 - Guidance of two junior researchers in the context of project DEVPATS.
 - o Performed architecture and code reviews
 - o Financial and technical reporting
 - Requirements definition, design & implementation of a framework for generating heterogeneous multi-core system level simulation platforms from device tree desription and available simulation models
 - o Assets:
 - QEMU, SimSoC (SystemC based system Level emulation)
 - C, C++, SystemC, Assembler (ARM, PowerPC), Embedded Linux (Buildroot), uCLinux
 - Make, SVN
- 09/2010 Junior Researcher, FH Technikum Wien, Vienna.
- 05/2011 Context: System level simulation for heterogeneous embedded multi-core platforms
 - Evaluation of system level simulation platforms for heterogeneous embedded multi-core systems.
 - o Assets:
 - QEMU, SimSoC (SystemC based system Level emulation)
 - C, C++, SystemC, Assembler (ARM, PowerPC), Embedded Linux (Buildroot), uCLinux
 - Make, SVN

07/2008 - **Junior Hardware Engineer**, *Gleichmann Electronic Research GmbH*, Hagenberg. 04/2009 *Context:*IP-Core development & verification in VHDL

- Implementation & verification of IP-Cores in VHDL for FPGAs (GPIO, 16550 compliant UART, CAN2.0)
- o Assets:
 - VHDL, TCL
 - Modelsim
 - Altera Quartus II

2005 - 2007 Internships, Siemens AG Austria, Vienna.

Context: Software development.

- o Implementation of a formatted text file to latex generator in Perl
- o Implementation of a sensor node monitoring tool in Perl/GTK
- o Implementation of an authentication plugin for a sensor node monitoring tool in C
- o Assets:
 - Perl
 - C
 - GTK

Languages

German Mother tongue

English fluent

Key skills

- o Embedded firmware development
- o Design & development of Real-Time systems
- Device driver development for RTOS and Embedded Linux
- Setup & configuration of cross build environments
- o Requirement analysis and system architecture
- Deep understanding of the tight software/hardware entanglement of FPGA based applications
- o Elaborate communication skills
- o Guidance of junior employees
- o Teamwork

Won research grants

- o FFG Bridge-1 funded project ISaFe Volume: EUR 330.000
- \circ FFG Bridge-1 Young Scientists funded project AutoHoneyl(I)oT Volume: EUR 300.000
- o MA23 City of Vienna funded project DIScoVER Volume: EUR 560.000

Publications

- [1] Wenzl M. Merzdovnik G. Weippl E. Isafe injecting security features into constrained embedded firmware. *ERCIM News*, Volume 2019(119):25–26, 2019.
- [2] Wenzl M. Merzdovnik G. Ullrich J. and Weippl E. From hack to elaborate technique - a survey on binary rewriting. ACM Computing Surveys (CSUR), 52(3):49:1–49:37, 2019.
- [3] Wenzl M. Rössler P. and Puhm A. Checking application-level properties using assertion synthesis. In *Proceedings of the ASME/IEEE International Design Engineering Technical Conferences & Computers and Information in Engineering Conference*, page 9, Anaheim CA. USA, August 2019.
- [4] Wenzl M. Kluka D. Adding channel security to a fingerprint verification chain. In *Proceedings of 13th ASME/IEEE International Conference on Mechatronic & Embedded Systems & Applications (MESA)*, Cleveland Ohio USA, August 2017.
- [5] Taucher H. Matschnig M. Wenzl M. Fibich C. Rössler P. Logic synthesis of assertions for saftey-critical applications. In *Proceedings of the 2015 International Conference* on *Industrial Technology (ICIT)*, page 6, March 2015.
- [6] Schefer-Wenzl S. Wenzl M. Roboter mit Himbeeren, Ein Überblick über Roboter-bausätze und GPIO Bibliotheken auf Raspberry Pi (2). *Entwickler Magazin*, pages 64–68, June 2015.
- [7] Wenzl M. Schefer-Wenzl S. Ran an den Knochen: Java Embedded auf dem Beagle Bone. *Entwickler Magazin Spezial "Internet of Things"*, pages 93–97, 2014.
- [8] Fibich C. Wenzl M. Rössler P. On automated generation of checker units from hardware assertion languages. In *Proceedings of the Microelectronic Systems Symposium* 2014 (MESS'14), May 2014.
- [9] Wenzl M. Schuster H. Obermayer C. Balog P. Embedded multi core virtual prototyping for software engineers. In Proceedings of the ASME 2013 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference (IDETC/CIE), Portland Oregon USA, August 2013.
- [10] Wenzl M. Schefer-Wenzl S. Java Embedded auf dem Beagle Bone. *Java Magazin*, (7):86–91, 2013.
- [11] Wenzl M. Evaluating best practices for teaching multi-core programming. In *Ireland International Conference on Education (IIEC-2012)*, Dublin Ireland, October 2012.

[12] Schuster H. Wenzl M. Zauner M. A framework for teaching embedded multi-core programming. In *Proceedings of the 8th IEEE/ASME International Conference on Mechatronic and Embedded Systems and Applications*, pages 292–297, Suzhou China, July 2012.